Cadence and Specman ACP Summer School, June 2011

Reuven Naveh

Cadence

(rnaveh@cadence.com)



© 2011 Cadence Design Systems, Inc. All rights reserved worldwide.

Cadence

- One of three major EDA companies
- Established in 1988, over 4000 employees
- Wide variety of areas and products in hardware design
 - Virtuoso, Encounter, Allegro…
- We will focus on functional verification
 - Incisive platform
 - Mainly "Incisive Enterprise Specman Elite" (AKA "Specman")

Functional Verification

Why so important?

- Prevents much costly bugs at the post-silicon level
- Takes more than half of the effort of hardware projects

Formal verification


- Attempts to prove the correctness of a given specification
- Solvers are used to find a solution
- Cadence tool IFV (Incisive Formal Verifier)

Simulation based verification

- Tests the hardware through simulation
- Constraints are used to create legitimate random stimuli
- Verification languages: SystemVerilog (IEEE 1800), e (IEEE 1647)

Coverage Driven Verification Environment

Verification Environment




Specman

- Cadence's major test bench automation tool
- Developed by Verisity in the nineties
- Being used in the biggest and most advanced verification environments
- Supports all aspects of coverage-drivenverification
- Can be attached to any simulator
- Uses e verification language

e Language (some examples)

"AOP"

```
//environment code
struct data {
    len:uint;
    kind:[SMALL,BIG];
    keep kind == SMALL
        => len in [10..20];
    keep kind == BIG
        => len in [50..70];
};
```



Predicate Classes (Chambers 1993)

```
type packet protocol: [Ethernet, IEEE];
struct packet {
   protocol: packet protocol;
   data: list of byte;
   show() is {
                                                         extend sys {
      out("Packet length is ",
                                                             test packets:list of packet;
      data.size(). " bytes.");
   };
                                                             keep test packets.size() == 1000;
};
                                                             keep test packets.count(
                                                                  it.protocol == Ethernet) in [100..200];
extend Ethernet packet {
                                                         };
   header: Ethernet header;
   show() is first {
      out("I am an Ethernet packet.");
   };
};
```

See: Hollander, Y., Morley, M., Noy, A.: The e Language: A Fresh Separation of Concerns. In TOOLS (38)(2001) 41-50

Constraints in e

Declarative entities, struct members

- keep my_field < 100;</p>
- keep for each in my_list {it.field1 < it.field2}</p>

Can be:

- Hard or soft
- Reset or overriden

Apply to:

- Scalar and non-scalar fields
- Lists, pointers

-> constraints determine the structure and not just the generated values!

Used for:

cādence®

- Random stimuli generation
- Environment configuration
- Pointer binding



Constraints in *e* (examples)

Arithmetic and logic constraints

keep soft f() => x + y == z, keep a>0 and x % a != 0

Global constraints

keep my_list.sum(it.x) == 100, keep my_list.all_different(it)

Bit constraints

'keep addr[1:0] == 0', 'keep soft num == 1<<size'</p>

Distribution constraints (always soft)

keep soft x == {80:[1..100];10:[500..5000];10:others}

CSP Challenges

Problems are not (always) hard

- Extensive search is usually not required
- Backtracks typically indicate bad modeling

Scalability of simple problems

- Solving a single problem many times
- Solving many different problems
- Problems are influenced by the state of the environment

Bit level mixed with word level

Distribution!

cādence

- Random solution and not just a solution
- It is hard to define and achieve the "optimal" distribution
- Random stability is required

Solutions

BDD solver

- Bit level, predictable ("uniform") distribution, very fast
- Capacity problems

SAT solver

- Bit level (loses high level dependencies), bad distribution
- Translation to CNF is expensive

Finite Domain Solver

Word level

cādence[®]

- Non-uniform and hard-to-control distribution
- Cheap on easy problems

Specman solver (IntelliGen)

Collects and analyzes all the environment's constraints

The environment may be huge (tens of thousands of variables and constraints).

Partitions to separate solving problems

- Each problem is relatively small
- Orders the partitions properly and automatically according to dependencies

Creates matching solving technology for each partition

Gen Debugger

Interactive GUI tool to debug constraints

Information is presented in user terms

- Each problems details the relevant constraints and variables
- Reductions show "constraints" and not "propagators"
- Includes range information and bit information

Works in online and offline modes

- Rich set of breakpoints
- Step-by-step debugging and debugging in retrospect
- Easy navigation between solving steps

🗙 Gen Debugger		
File Edit View Navigate Run Options		
🔄 📷 🎽 LĮ 🕼		
Generation Process Tree	Connected Field Set #2242 : sys.axi_evc.active_masters[0]	
• CFS: sys.axi_evc.active_masters[0] • CFS: sys.axi_evc.active_masters[0] • CFS: sys.axi_evc.active_masters[0].c • • CFS: sys.axi_evc.active_masters[0].c • • • CFS: sys.axi_evc.active_masters[0].c • • • • CFS: sys.axi_evc.active_masters[0].c • • • • or_axi_exercised_check [ERR_VR_A* • • • • • • • • • • • • • • • • • • •	Variables Constraints Type Name Initial Current Input value(module_or_port) MODULE Input config.active_passive ACTIVE Input config.interface.env_name AXI_0 Gen config.module_or_port [042949672 5 Gen config.module_or_port [MODULE] Gen config.ACTIVE'ordering [NORMAL_OR NORMAL_OR NORMAL_O Reep soft write_data_interleaving_depth == 1 at line 461 in @v keep write_data_interleaving_depth == 1 at line 462 in @ keep write_data_interleaving_depth == 5 at line 118 in @v	in @ 393 FERC _algo erlea r_ax r_ax vr_a)
 env_name [AXI_0] hdl_path ["axi_evc_top"] config [vr_axi_env_config-@5] logger [message_logger-@6] file_logger [message_logger-@7] stop_the_run [TRUE] stop_condition [CYCLES] test_time [4300] random_reset [FALSE] num_of_requested_resets [34] reset_controller [vr_axi_reset_coil * p_sync [vr_axi_sync-@17] kind [REGULAR) has_synchronizer [TRUE] sync_list [()] active_interconnects [()] has_multi_clock_domain [FALSE] 	 ✓ Variable config.module_or_port: vr_axi_module_or_port_t General Info Source Past Steps Constraints Source File: vr_axi_config.e Table and the step in th	
r	R	eady